



## 1. Features

- SGT MOSFET technology
- Proprietary Advance Trench Technology
- $R_{DS(ON)}=9.0m\Omega(\text{typ.})@V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

## 2. Applications

- DC-DC Converters
- Ideal for high-frequency switching and synchronous rectification

## 3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

## 4. Ordering Information

Part Number	Package	Brand
KCB2920A	TO-263	KIA
KCP2920A	TO-220	KIA
KCM2920A	TO-247	KIA

## 5. Absolute maximum ratings

(T<sub>C</sub>= 25 °C , unless otherwise specified)

Parameter	Symbol	Ratings	Unit	
Drain-to-Source Voltage <sup>1)</sup>	V <sub>DSS</sub>	200	V	
Gate-to-Source Voltage	V <sub>GSS</sub>	±20	V	
Continuous Drain Current	T <sub>C</sub> =25 °C	I <sub>D</sub>	130	A
	T <sub>C</sub> =100 °C	I <sub>D</sub>	75	A
Pulsed Drain Current at V <sub>GS</sub> =10V <sup>2)</sup>	I <sub>DM</sub>	440	A	
Single Pulse Avalanche Energy L=10mH	EAS	2000	mJ	
Peak Diode Recovery dv/dt	dv/dt	5.0	V/ns	
Power Dissipation	P <sub>D</sub>	278	W	
Derating Factor above 25°C	P <sub>D</sub>	2.22	W/°C	
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T <sub>L</sub> T <sub>PAK</sub>	300 260	°C	
Operating and Storage Temperature Range	T <sub>J</sub> &T <sub>STG</sub>	-55 to 150	°C	

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

## 6. Thermal characteristics

Parameter	Symbol	Ratings		Unit
		TO-263,TO-220	TO-247	
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.45	0.45	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62	50	°C/W

## 7. Electrical characteristics


( $T_J=25^{\circ}\text{C}$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	200	-	-	V
Drain-to-Source Leakage Current	$I_{DSS}$	$V_{DS}=200V, V_{GS}=0V$	-	-	1	$\mu A$
		$V_{DS}=160V, T_J=125^{\circ}\text{C}$	-	-	100	$\mu A$
Gate-to-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
Drain-to-Source ON Resistance <sup>3)</sup>	$R_{DS(ON)}$	$V_{GS}=10V, I_D=35A$	-	9.0	10.5	m $\Omega$
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.5	-	4.5	V
Input Capacitance	$C_{iss}$	$V_{GS}=0V, V_{DS}=100V, f=1.0\text{MHZ}$	-	10686	-	pF
Reverse Transfer Capacitance	$C_{riss}$		-	18	-	
Output Capacitance	$C_{oss}$		-	392	-	
Total Gate Charge	$Q_g$	$V_{DD}=100V, I_D=55A, V_{GS}=10V$	-	143	-	nC
Gate-to-Source Charge	$Q_{gs}$		-	46	-	
Gate-to-Drain (Miller) Charge	$Q_{gd}$		-	25	-	
Turn-on Delay Time	$t_{d(ON)}$	$V_{DD}=100V, I_D=55A, R_G=4.7\Omega, V_{GS}=10V$	-	45	-	nS
Rise Time	$t_{rise}$		-	20	-	
Turn-Off Delay Time	$t_{d(OFF)}$		-	86	-	
Fall Time	$t_{fall}$		-	16	-	
Continuous Source Current	$I_{SD}$	Integral PN-diode in MOSFET	-	-	110	A
Pulsed Source Current	$I_{SM}$		-	-	440	A
Forward Voltage	$V_{SD}$	$I_S=70A, V_{GS}=0V$	-	-	1.2	V
Reverse recovery time	$t_{rr}$	$V_{GS}=0V, I_F=55A, diF/dt=100A/\mu s$	-	185	-	ns
Reverse recovery charge	$Q_{rr}$		-	469	-	$\mu C$


Note:

- 1)  $T_J=+25^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$
- 2) Repetitive rating; pulse width limited by maximum junction temperature.
- 3) Pulse width  $\leq 380\mu s$ ; duty cycle  $\leq 2\%$ .


**8. Test circuits and waveforms**




**Figure 1: On-Region Characteristics**




**Figure 2: Transfer Characteristics**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage**




**Figure 4: On-Resistance vs. Junction Temperature**




**Figure 5: On-Resistance vs. Gate-Source Voltage**




**Figure 6: Body-Diode Characteristics**



**Figure 7: Gate-Charge Characteristics**



**Figure 8: Capacitance Characteristics**



**Figure 9: Maximum Forward Biased Safe Operating Area**

**9. Test Circuits and Waveforms**




Fig. 1.1 Peak Diode Recovery  $dv/dt$  Test Circuit




Fig. 1.2 Peak Diode Recovery  $dv/dt$  Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3. 1 Gate Charge Test Circuit




Fig. 3. 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms